Assignee: Intel Corporation

Dkt: 884.448US1 (INTEL)

IN THE CLAIMS

Please amend the claims as follows:

(Previously Presented) An adder to sum two binary numbers, comprising: 1.

> a first circuit having a plurality of carry-merge stages connected in a series, the first circuit adapted to generate a group of carries, the group of carries including a final carry generated by a final stage of the series, a first carry generated by a first stage of the series and a second carry generated by one of the plurality of stages of the series located between the first and final stages of the series;

> a second circuit connected to the first circuit and having a plurality of stages, the second circuit connected to receive the final carry and the second carry and adapted to produce a pair of conditional carry, the second circuit adapted to generate additional carries missing from the group of carries to provide one carry for every group of a predetermined number of bits of the two binary numbers;

at least one sum generator connected to the first circuit and the second circuit and connected to receive the first carry and one of the pair of conditional carry, the sum generator adapted to generate a pair of conditional sums; and

at least one device adapted to select between the pair of conditional sums in response to one of the group of carries.

- 2. (Canceled)
- 3. (Previously Presented) An adder to sum two binary numbers, comprising:

a first circuit having a plurality of carry-merge stages connected in a series, the first circuit adapted to generate a group of carries, the group of carries including a final carry generated by a final stage of the series, a first carry generated by a first stage of the series and a second carry generated by one of the plurality of stages of the series located between the first and final stages of the series;

a second circuit connected to the first circuit and having a plurality of stages, the

Assignee: Intel Corporation

Dkt: 884.448US1 (INTEL)

second circuit connected to receive the final carry and the second carry and adapted to produce a pair of conditional carry, the second circuit adapted to generate additional carries missing from the group of carries to provide one carry for every group of a predetermined number of bits of the two binary numbers and wherein the second circuit is further comprising an other device to select between the two conditional carries to provide each additional carry in response to one of the group of carries;

at least one sum generator connected to the first circuit and the second circuit and connected to receive the first carry and one of the pair of conditional carry, the sum generator adapted to generate a pair of conditional sums; and

at least one device adapted to select between the pair of conditional sums in response to one of the group of carries.

- 4. (Original) The adder of claim of claim 3, wherein the at least one device and the other device are each multiplexers.
- (Original) The adder of claim 4, further comprising a multiplexer recovery circuit 5. coupled to each of the multiplexers.
- (Previously Presented) The adder of claim 3, wherein the at least one second circuit is an 6. intermediate carry generator.
- 7. (Previously Presented) The adder of claim 3, wherein the at least one circuit is a sparse carry-merge circuit.
- 8. (Previously Presented) An adder to sum two binary numbers, comprising: a sparse carry-merge circuit adapted to generate a first predetermined number of carry signals, the carry signals including a final carry signal generated by a final merge-carry stage of the sparse carry-merge circuit, a first carry signal generated by a first stage of the sparse carry-

merge circuit and a second carry signal generated by one of a plurality of merge-carry stages

Assignee: Intel Corporation

Dkt: 884.448US1 (INTEL)

connected in series between the first and final stages of the series in the sparse carry-merge circuit:

a plurality of intermediate carry generators each coupled to the sparse carry merge circuit and adapted to receive the final carry signal and the second carry signal and adapted to generate a second predetermined number of carry signals missing from the group of carries to provide one carry signal for every group of a predetermined number of bits of the two binary numbers, including of a first and a second intermediate conditional carry signal;

a plurality of selection circuits connected to the plurality of intermediate carry generators and adapted to select between one of a first and a second intermediate conditional carry signals; and

a plurality of conditional sum generators coupled to receive the first carry signal and the one of the first and the second intermediate conditional carry signals from the sparse carry-merge circuit and the plurality of selection circuits and adapted to provide a conditional sum of the two binary numbers.

- 9. (Original) The adder of claim 8, wherein the sparse carry-merge circuit merges groups of sixteen bits of the two binary numbers and the first predetermined number of carry signals is one carry signal from each group.
- 10. (Original) The adder of claim 8, wherein the sparse carry-merge circuit merges groups of eight bits of the two binary numbers and the first predetermined number of carry signals is one carry signal from each group.
- 11. (Original) The adder of claim 8, wherein the second predetermined number of carry signals is one carry signal for each group of four merged bits of the two binary numbers.
- 12. (Original) The adder of claim 8, wherein the sparse-carry merge circuit includes a the plurality of stages, each stage including a plurality of carry-merge logic gates to combine adjacent output signals from a preceding stage to provide the first predetermined number of carry signals.

Serial Number: 09/967,240 Filing Date: September 28, 2001

Title: HIGH-PERFORMANCE ADDER

Assignee: Intel Corporation

13. (Original) The adder of claim 8, wherein the sparse-carry merge circuit comprises:

a first stage adapted to generate a plurality of first propagate signals and a first generate signal associated with each first propagate signal by merging the first binary number with the second binary number;

a second stage adapted to generate a plurality of second propagate signals and a second generate signal associated with each second propagate signal by merging adjacent pairs of each of the first propagate signals and each of the associated first generate signals;

a third stage adapted to generate a plurality of third propagate signals and a third generate signal associated with each third propagate signal by merging adjacent pairs of each of the second propagate signals and each of the associated second generate signals;

a fourth stage adapted to generate a plurality of fourth propagate signals and a fourth generate signal associated with each fourth propagate signal by merging adjacent pairs of the third plurality of propagate signals and the associated third generate signals;

a fifth stage adapted to generate a plurality of fifth propagate signals and a fifth generate signal associated with each fifth propagate signal by merging adjacent pairs of each of the fourth propagate signals and the associated fourth generate signals; and

a sixth stage adapted to generate the first predetermined number of carry signals by merging each fifth propagate signal and associated fifth generate signal with each fifth generate signal from a carry-merge logic gate of the fifth stage lower in digit order than a carry-merge logic gate of the sixth stage performing the merge operation, wherein a fifth generate signal from a last carry-merge gate in decreasing digit order is inverted to provide one of the first predetermined number of carry signals.

- 14. (Original) The adder of claim 13, wherein each of the third propagate signals and associated third generate signals are coupled to the plurality of intermediate carry generators.
- 15. (Original) The adder of claim 8, wherein each of the plurality of intermediate carry generators comprises three stages of ripple-carry merge gates.

Assignee: Intel Corporation

16. (Original) The adder of claim 8, wherein each of the plurality of intermediate carry generators comprises a plurality of rail pairs, one rail of each rail pair being adapted to generate a first conditional carry signal for a logic 0 carry being input to the intermediate carry generator and another rail of each rail pair being adapted to generate a second conditional carry signal for a logic 1 carry being input to the intermediate carry generator.

17. (Original) The adder of claim 8, further comprising:

a first intermediate carry generator of the plurality of intermediate carry generators, including:

a first circuit adapted to generate a first carry signal of the second predetermined number of carry signals in response to a first merged propagate signal and a first merged generate signal from the sparse carry-merge circuit,

a second circuit adapted to generate a second carry signal of the second predetermined number of carry signals in response to a second merged propagate signal and a second merged generate signal from the sparse carry-merge circuit, and

a third circuit adapted to generate a third carry signal of the second predetermined number of carry signals in response to a third merged propagate signal and a third merged generate signal from the sparse carry-merge circuit;

a second intermediate carry generator of the plurality of intermediate carry generators, including:

a first circuit adapted to generate a fourth carry signal of the second predetermined number of carry signals in response to a fourth merged propagate signal and a fourth merged generate signal from the sparse carry-merge circuit,

a second circuit adapted to generate a fifth carry signal of the second predetermined number of carry signals in response to a fifth merged propagate signal and a fifth merged generate signal from the sparse carry-merge circuit, and

a third circuit adapted to generate a sixth carry signal of the second predetermined number of carry signals in response to a sixth merged propagate signal and a sixth merged generate signal from the sparse carry-merge circuit;

a third intermediate carry generator of the plurality of intermediate carry generators, including:

a first circuit adapted to generate a seventh carry signal in response to a seventh merged propagate signal and a seventh merged generate signal from the sparse carry-merge circuit,

a second circuit adapted to generate an eighth carry signal in response to an eighth merged propagate signal and an eighth merged generate signal from the sparse carrymerge circuit, and

a third circuit adapted to generate a ninth carry signal in response to a ninth merged propagate signal and a ninth merged generate signal from the sparse carry-merge circuit; and

a fourth intermediate carry generator of the plurality of intermediate carry generators, including:

a first circuit adapted to generate a tenth carry signal in response to a tenth merged propagate signal and a tenth merged generate signal from the sparse carry-merge circuit,

a second circuit adapted to generate an eleventh carry signal in response to an eleventh merged propagate signal and an eleventh merged generate signal from the sparse carry-merge circuit, and

a third circuit adapted to generate a twelfth carry signal in response to a twelfth merged propagate signal and a twelfth merged generate signal from the sparse carrymerge circuit.

- 18. (Original) The adder of claim 8, wherein each intermediate carrier generator comprises a plurality of circuits to each generate a carry signal of the second predetermined number of carry signals, each of the plurality of circuits including:
 - a first rail adapted to generate a first conditional carry,
 - a second rail adapted to generate a second conditional carry; and
- a multiplexer adapted to select between the first conditional carry and the second conditional carry.

Assignee: Intel Corporation

- 19. (Original) The adder of claim 8, wherein each of the plurality of conditional sum generators comprises a plurality of stages of ripple carry-merge gates and exclusive OR gates.
- 20. (Original) The adder circuit of claim 8, wherein each of the plurality of conditional sum generators comprises:
 - a first sum circuit including:
- a first rail adapted to generate a first sum signal from a first propagate signal,
- a second rail adapted to generate a second sum signal from the first propagate signal, and
- a multiplexer adapted to select one of the first sum signal or the second sum signal in response to a first carry signal of the first or second predetermined number of carry signals;

a second sum circuit including:

a first rail adapted to generate a third sum signal, wherein the first rail of the second sum circuit includes a first carry-merge/exclusive OR logic gate to merge a second propagate signal and a second generate signal with a logic 0 carry-in,

a second rail adapted to generate a fourth sum signal, wherein the second rail of the second sum circuit includes a second combination carry- merge/exclusive OR logic gate to merge the second propagate signal and the second generate signal with a logic 1 carry-in, and

a multiplexer adapted to select between the third sum signal and the fourth sum signal in response to a second carry signal of the first and second predetermined number of carry signals;

a third sum circuit including:

a first rail adapted to generate a fifth sum signal, wherein the first rail of the third sum circuit includes a third carry-merge/exclusive OR logic gate to merge a third propagate signal and a third generate signal with an output generate signal from the first combination carry-merge/exclusive OR logic gate,

a second rail adapted to generate a sixth sum signal, wherein the second rail of the third sum circuit includes a fourth combination carry-merge/exclusive OR logic gate to merge the third propagate signal and the third generate signal with an output generate signal from the second combination carry-merge/exclusive OR gate, and

a multiplexer adapted to select between the fifth sum signal and the sixth sum signal in response to a third carry signal of the first and second predetermined number of carry signals; and

a fourth sum circuit including:

a first rail adapted to generate a seventh sum signal, wherein the first rail of the fourth sum circuit includes a fifth combination carry-merge/exclusive OR logic gate to merge a fourth propagate signal and a fourth generate signal with an output generate signal from the third combination carry-merge/exclusive OR logic gate,

a second rail adapted to generate an eighth sum signal, wherein the second rail of the fourth sum circuit includes a sixth combination carry- merge/exclusive OR logic gate to merge the fourth propagate signal and the fourth generate signal with an output generate signal from the fourth combination carry- merge/exclusive OR gate, and

a multiplexer adapted to select between the seventh sum signal and the eighth sum signal in response to a fourth carry signal of the first and second predetermined number of carry signals.

- 21. (Original) The adder of claim 8, further comprising a multiplexer recovery circuit coupled to the sparse carry-merge circuit, each of the plurality of intermediate carry generators and each of the plurality of conditional sum generators.
- 22. (Previously Presented) An electronic system, comprising:

a processor including an arithmetic logic unit, the arithmetic logic unit including at least one adder and the adder including:

a sparse carry-merge circuit having a plurality of carry-merge stages connected in a series, the sparse carry-merge circuit adapted to generate a group of carries, the group of carries including a final carry generated by a final stage of

Assignee: Intel Corporation

Dkt: 884.448US1 (INTEL)

the plurality of carry-merge series, a first carry generated by a first stage of the plurality of carry-merge stages and a second carry generated by one of the plurality of carry-merge stages of the series located between the first and final stages of the series;

a plurality of intermediate carry generators each coupled to the sparse carry-merge circuit and adapted receive the final carry and the second carry, the plurality of intermediate carry generators adapted to generate additional carries missing from the group of carries to provide one carry signal for every group of a predetermined number of bits of a first and a second binary number, including of a first and a second intermediate conditional carry;

a plurality of selection circuits connected to the plurality of intermediate carry generators and adapted to select between one of the first and the second intermediate conditional carry; and

a plurality of sum generators coupled to the sparse carry-merge circuit and the plurality of selection circuits and adapted to provide the sum of two binary numbers; and

a memory system coupled to the processor.

- 23. (Original) The electronic system of claim 22, wherein the sparse carry-merge circuit generates at least one carry for every group of sixteen input bits to the adder.
- 24. (Original) The electronic system of claim 22, wherein the sparse carry-merge circuit generates at least one carry for every group of eight input bits to the adder.
- 25. (Original) The electronic system of claim 22, wherein the intermediate carry generator generates at least one carry signal for every group of four input bits to the adder.
- 26. (Original) The electronic system of claim 22, wherein each of the sum generators comprises:

Serial Number: 09/967,240 Filing Date: September 28, 2001

Title: HIGH-PERFORMANCE ADDER

Assignee: Intel Corporation

four dual rail sum circuits, each circuit providing one bit of a final sum and one rail generating a conditional sum for a logic 0 carry-in and the other rail generating a conditional sum for a logic 1 carry-in; and

a multiplexer coupled to each dual rail sum circuit to select the one or the other rail in response to a one in four carry from the intermediate carry generator.

27. (Original) The electronic system of claim 22, further comprising a multiplexer recovery circuit coupled to the sparse carry-merge circuit, each of the plurality of intermediate carry generators and each of the plurality of conditional sum generators.

28-32. (Canceled)

33. (Previously Presented) A method of making a processor, comprising:

forming an arithmetic logic unit;

forming at least one adder as a component of the arithmetic logic unit, wherein forming the at least one adder includes:

forming a sparse carry-merge circuit formed to generate a group of carry signals, the carry signals including a final carry signal generated by a final merge-carry stage of the sparse carry-merge circuit, a first carry signal generated by a first stage of the sparse carry-merge circuit and a second carry signal generated by one of a plurality of merge-carry stages connected in series between the first and final stages of the series in the sparse carry-merge circuit;

forming a plurality of intermediate carry generators each coupled to the sparse carry-merge circuit and formed to receive the final carry signal and the second carry signal and formed to generate additional carries missing from the group of carries signals to provide one carry signal for every group of a predetermined number of bits of a first and a second binary number, including of a first and a second intermediate conditional carry signal;

forming a plurality of selection circuits connected to the plurality of intermediate carry generators and formed to select between one of a first and a second intermediate conditional carry signals; and

Assignee: Intel Corporation

forming a plurality of conditional sum generators coupled to the sparse carry-merge circuit and the plurality of intermediate carry generators and formed to provide the sum of the two binary numbers.

- 34. (Original) The method of claim 33, wherein forming the sparse carry-merge circuit comprises forming a plurality of stages, each stage including a plurality of carry- merge logic gates to combine adjacent outputs from a preceding stage to provide the group of carries.
- 35. (Original) The method of claim 33, wherein forming each of the plurality of intermediate carry generators comprises forming three stages of ripple-carry merge gates.
- 36. (Original) The method of claim 33, wherein forming each of the conditional sum generators comprises:

forming four dual rail sum circuits; and forming a multiplexer coupled to each dual rail sum circuit.

37. (Original) The method of claim 33, further comprising:

forming a multiplexer recovery circuit coupled to the sparse carry-merge circuit, each of the plurality of intermediate carry generators and each of the plurality of conditional sum generators.

38. (Previously Presented) The adder of claim 1, wherein the second circuit is further comprising an other device to select between the two conditional carries to provide each additional carry in response to one of the group of carries.